Jadwal Sholat

Memuat jadwal sholatโ€ฆ

Ilmu Komputer & AI editorial

Open AccessOA2026

Characterizing the I/O Behavior of HPC Applications through Modeling and Simulation

A trace-driven framework that reproduces real parallel I/O access patterns inside the ElastiSim batch-system simulator to expose congestion and performance characteristics
Njoud O. Almaaitah; David E. Singh; Taylan ร–zden; Jesus Carretero; Raffaele Montellaยท 2026ยท DOI 10.48550/arXiv.2608.27642

The core problem

Parallel applications process large amounts of data, leading to intensive parallel I/O operations. These operations can exhibit different levels of complexity, including, among others, multiple I/O access patterns, data staging, and contention risks. Therefore, in order to exploit high-performance computing (HPC) systems efficiently and optimize the I/O performance, it is crucial to consider the I/O behaviour of the HPC applications.

The authors motivate a modeling-and-simulation approach: rather than instrumenting production machines for every experiment, they reproduce the I/O access pattern of real applications in a simulated environment. The target simulator is **ElastiSim**, described as a batch-system simulator for *rigid*, *malleable*, and *evolving* workloads. The simulated applications are generated from I/O traces captured from real applications provided by the **HPC Input/Output (HPCIO) analysis repository**. That database includes traces combined with information about real applications' performance across different parallel I/O libraries and layers of the I/O stack.

The stated goal is to demonstrate, through detailed case studies of real-world application traces, how

Innovation

The paper reports detailed case studies of real-world applications' traces. Through these case studies, the authors demonstrate that the proposed modeling framework can provide insights into the performance characteristics of I/O applications. The headline result is the ability to perform **I/O congestion analysis based on the application's I/O access pattern** within the simulated environment.

Because the simulated applications are generated from traces captured from real applications in the HPCIO analysis repository, the results inherit the diversity of that corpus: multiple I/O access patterns, data staging behavior, and contention risks are represented. The framework is exercised against ElastiSim's support for rigid, malleable, and evolving workloads, which matters because I/O pressure is not static โ€” workload shape changes over time and interacts with batch scheduling.

The reported outcome is therefore twofold: a working reproduction of real I/O access patterns in simulation, and case-study evidence that this reproduction is informative for understanding congestion and performance. The abstract does not enumerate specific speedups or byte counts; the contribution is the fra

Parallel applications process large amounts of data, leading to intensive parallel I/O operations. These operations can exhibit different levels of complexity, including, among others, multiple I/O access patterns, data staging, and contention risks. Therefore, in order to exploit high-performance computing (HPC) systems efficiently and optimize the I/O performance, it is crucial to consider the I/O behaviour of the HPC applications.
The authors motivate a modeling-and-simulation approach: rather than instrumenting production machines for every experiment, they reproduce the I/O access pattern of real applications in a simulated environment. The target simulator is **ElastiSim**, described as a batch-system simulator for *rigid*, *malleable*, and *evolving* workloads. The simulated applications are generated from I/O traces captured from real applications provided by the **HPC Input/Output (HPCIO) analysis repository**. That database includes traces combined with information about real applications' performance across different parallel I/O libraries and layers of the I/O stack.

Why it matters

The work sits at the intersection of HPC I/O characterization and batch-system simulation. Its central claim is that simulating traced access patterns is a practical way to study I/O behavior that would be costly, noisy, or non-reproducible on real systems. By sourcing traces from the HPCIO analysis repository โ€” which pairs traces with performance information across parallel I/O libraries and I/O stack layers โ€” the framework keeps a connection to measured behavior while gaining the controllability of simulation.

The emphasis on congestion is significant. I/O contention is a systemic property: it emerges from the interaction of many applications, the batch scheduler, and shared storage layers, not from any single process. ElastiSim's support for rigid, malleable, and evolving workloads makes it a plausible host for such studies, since real HPC job mixes are rarely uniform in resource shape or duration.

Several limitations follow from the abstract's scope. The fidelity of any conclusion depends on the representativeness of the HPCIO traces and on how faithfully the simulator models the I/O stack; the paper positions case studies, not exhaustive validation, as its evidence. The taxonomy candidates for this work โ€” Architecture, Cybersecurity, Network, Cryptography โ€” are adjacent rather than central; the dominant framing is HPC systems architecture and I/O performance. Future value lies in broadening the trace corpus, quantifying simulation error against real executions, and using the framework predictively to guide I/O stack and scheduler configuration.

Who should read this

CS practitioners and researchers

Opening member contentโ€ฆ